Read strobe feedback in a memory system

ABSTRACT

A controller circuit is coupled to a memory device over a data/IO bus and a control bus. The controller circuit generates a read enable signal that is transmitted to the memory device to instruct the memory device to drive data onto the data/IO bus. The read enable signal is fed back to the controller circuit that then uses the fed back signal to read the data from the data/IO bus.

RELATED APPLICATION

This Application is a continuation of U.S. application Ser. No. 12/394,282, titled “REED STROBE FEEDBACK IN A MEMORY SYSTEM,” filed on Feb. 27, 2009 now U.S. Pat. No. 7,900,162 (allowed), which is a continuation of U.S. application Ser. No. 11/513,889, now U.S. Pat. No. 7,512,909, filed Aug. 31, 2006, which are commonly assigned and incorporated herein by reference.

TECHNICAL FIELD

The embodiments of the present invention relate generally to memory devices and particularly to non-volatile memory devices.

BACKGROUND

Memory devices are typically provided as internal, semiconductor, integrated circuits in computers or other electronic devices. There are many different types of memory including random-access memory (RAM), read only memory (ROM), dynamic random access memory (DRAM), synchronous dynamic random access memory (SDRAM), and flash memory. Generally, these can be considered either volatile or non-volatile memory.

Flash memory devices have developed into a popular source of non-volatile memory for a wide range of electronic applications. Flash memory devices typically use a one-transistor memory cell that allows for high memory densities, high reliability, and low power consumption. Common uses for flash memory include personal computers, personal digital assistants (PDAs), digital cameras, and cellular telephones. Program code and system data such as a basic input/output system (BIOS) are typically stored in flash memory devices for use in personal computer systems.

Increased memory system performance typically requires increased memory speed as well. For example, as memory controller speed increases, the memory has to be able to provide data to the controller quickly enough to prevent the memory from degrading total System performance.

For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for improved performance in communication between a memory device and a memory controller.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 shows a block diagram of one embodiment of read strobe feedback in a memory system.

FIG. 2 shows a timing diagram in accordance with the embodiment of FIG. 1.

FIG. 3 shows a block diagram of one embodiment of a memory system.

FIG. 4 shows a block diagram of one embodiment of a memory module.

FIG. 5 shows a flowchart of one embodiment of a read method.

DETAILED DESCRIPTION

In the following detailed description, reference is made to the accompanying drawings that form a part hereof and in which is shown, by way of illustration, specific embodiments. In the drawings, like numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims and equivalents thereof.

FIG. 1 illustrates a block diagram of one embodiment of read strobe feedback in a memory system. This figure represents a typical system comprising a controller circuit 103, such as a microprocessor, a memory device 100, such as a non-volatile memory, and a clock generating circuit 110 that generates a system clock signal. A more detailed discussion of a typical system is illustrated in greater detail in FIG. 3.

The non-volatile memory 100 of FIG. 1 may be one of many different architectures of flash memory. These can include NAND, NOR, AND, or other flash memory architecture types.

The controller 103 generates the control signals 105 that are responsible for controlling operation of the non-volatile memory device 100. The control signals 105 illustrated in FIG. 1 are for purposes of illustration only since not all of the control signals may be shown and the type of memory determines which control signals are necessary. The group of control signals 105 shown are part of the control bus interface protocol required for operation of the memory device 100.

The CE* signal is the active low chip enable. This signal gates transfers between the controller or host system and the non-volatile memory device 100. CE* is asserted by the controller 103 prior to beginning a memory operation such as program or erase operations. Once the memory device has started the operation, the chip enable signal can be de-asserted.

The ALE signal is the active high address latch enable. This signal indicates to the memory device 100 that the I/O lines of the memory contain valid address information. While ALE is active (i.e., logical high), address information can be transferred from the controller 103 to the on-chip address register. In one embodiment, the addresses are latched into the register upon transition of another signal such as the write enable signal WE*.

The WE* is the active low write enable signal that is used to gate transfers of data/addresses from the controller 103 to the non-volatile memory device 100. In one embodiment, a low-to-high transition of this signal provides the latch indication. Data are written from the controller 103 to the non-volatile memory 100 on the rising edge of WE* when CE*, CLE, and ALE are all at a logic low.

The CLE signal is the command latch enable. This active high signal provides an indication to the memory device 100 that command data is available on the I/O lines. The WE* signal can be used to gate the commands into the memory command register.

The RE* signal is the read enable strobe. This is an active low signal that gates data transfers from the memory device 100, over the data or I/O bus 107, to the controller 103. RE* instructs the memory device 100 to drive requested data onto the data bus 107. The controller 103 generates the RE*-OUT signal after a read command has been sent to the memory 100 over the I/O lines using the CLE and WE* signals. The read command can be a two byte hexadecimal command to the memory controller/state machine instructing it to perform a read operation. Since this command may vary for different memory devices, it is not discussed further.

The non-volatile memory 100 read timing is specified relative to the RE* signal at the memory pins. Due to propagation delays, the controller 103 only knows what the RE*-OUT signal looks like inside the controller 103 at the time it is generated. Neither of these two timings, at RE*-OUT generation or RE* at the memory pins, matches the timing of the data as it arrives in the controller 103, from the memory, during a read operation.

The non-volatile memory device 100 feeds back the RE* signal 115 to the controller 103. This feedback provides the controller 103 with a more accurate estimate of the arrival of byte-oriented data at the controller 103 so that the timing relationship can be maintained between RE*-OUT and the bytes of memory read data as it is processed in the controller 103. The feedback signal becomes the RE*-IN signal at the controller 103.

In one embodiment, the RE* strobe is fed back to the controller 103 through the memory device 100. An alternate embodiment feeds back the RE* strobe outside of the memory device such as having a jumper trace or wire between memory device pins. One embodiment feeds the RE* strobe back substantially simultaneously with the memory receiving it.

FIG. 2 illustrates a timing diagram showing the relationships of RE* signals and data of FIG. 1. The system or controller clock is provided to the controller by a clock generation circuit. Operation of the controller in the memory system is synchronized to this clock.

The RE*-OUT signal is generated by the controller as discussed previously. There is a slight delay 200 from the rising clock edge to the rising edge of the RE* signal. This low-to-high transition of RE*-OUT informs the controller that the data is valid on the pins of the memory device. The RE*-OUT signal also experiences a propagation delay 201 between the controller generated signal and the input pin of the memory device.

The high-to-low transition of RE*-IN causes the controller to read the data. The data output from the memory on the data bus is typically valid a few nanoseconds before and after this transition.

FIG. 2 shows that the DATA AT CONTROLLER is not valid at the controller clock edges. However, the data is valid 205 with the RE* feedback from the memory device (i.e., RE*-IN). Thus, the RE* feedback provides the controller a more accurate estimate of data arrival on a per-byte basis than is provided by the controller clock.

FIG. 5 illustrates a flowchart of one embodiment of a method for performing a read operation in accordance with the read strobe feedback as previously described. The controller circuit initiates a read operation by transmitting a read command to the memory device 501. The controller generates the read strobe RE* 503 that is received by the memory device 505.

The RE* signal is fed back to the controller circuit 507 and the memory device drives the selected data onto the data bus 509. As is well known in the art, the data is selected by the address provided by the controller circuit over address lines or the I/O lines. The controller circuit uses the fed back RE* signal to read the data from the data bus 511.

FIG. 3 illustrates a functional block diagram of a memory device 300 that can incorporate a non-volatile memory device as previously described. The memory device 300 is coupled to a control device 310. The control device 310 may be a microprocessor, a memory controller or some other type of controlling circuitry. The memory device 300 and the processor 310 form part of an electronic system 320. The memory device 300 has been simplified to focus on features of the memory that are helpful in understanding the present invention.

The memory device includes an array of memory cells 330 that can include flash memory cells or some other type of non-volatile memory cells. The memory array 330 is arranged in banks of rows and columns. The control gates of each row of memory cells is coupled with a wordline while the drain and source connections of the memory cells are coupled to bit lines. As is well known in the art, the connection of the cells to the bit lines depends on whether the array is a NAND architecture, a NOR architecture, an AND architecture, or some other array architecture.

An address buffer circuit 340 is provided to latch address signals provided on address input connections A0-Ax 342. Address signals are received and decoded by a row decoder 344 and a column decoder 346 to access the memory array 330. It will be appreciated by those skilled in the art, with the benefit of the present description, that the number of address input connections depends on the density and architecture of the memory array 330. That is, the number of addresses increases with both increased memory cell counts and increased bank and block counts.

The memory device 300 reads data in the memory array 330 by sensing voltage or current changes in the memory array columns using sense amplifier/buffer circuitry 350. The sense amplifier/buffer circuitry, in one embodiment, is coupled to read and latch a row of data from the memory array 330. Data input and output buffer circuitry 360 is included for bi-directional data communication over a plurality of data connections 362 with the controller 310. Write circuitry 355 is provided to write data to the memory array.

Control circuitry 370 decodes signals (e.g., ALE, CLE, CE*, RE*) provided on control connections 372 from the processor 310. These signals are used to control the operations on the memory array 330, including data read, data write, and erase operations. The control circuitry 370 may be a state machine, a sequencer, or some other type of controller.

The memory device illustrated in FIG. 3 has been simplified to facilitate a basic understanding of the features of the memory and is for purposes of illustration only. A more detailed understanding of internal circuitry and functions of memories are known to those skilled in the art. Alternate embodiments may include a memory cell of one embodiment of the present invention in other types of electronic systems.

FIG. 4 is an illustration of a memory module 400 that incorporates memory cell embodiments as discussed previously. Although memory module 400 is illustrated as a memory card, the concepts discussed with reference to memory module 400 are applicable to other types of removable or portable memory, e.g., USB flash drives. In addition, although one example form factor is depicted in FIG. 4, these concepts are applicable to other form factors as well.

Memory module 400 includes a housing 405 to enclose one or more memory devices 410 of the present invention. The housing 405 includes one or more contacts 415 for communication with a host device. Examples of host devices include digital cameras, digital recording and playback devices, PDAs, personal computers, memory card readers, interface hubs and the like. For some embodiment, the contacts 415 are in the form of a standardized interface. For example, with a USB flash drive, the contacts 415 might be in the form of a USB Type-A male connector. In general, however, contacts 415 provide an interface for passing control, address and/or data signals between the memory module 400 and a host having compatible receptors for the contacts 415.

The memory module 400 may optionally include additional circuitry 420. For some embodiments, the additional circuitry 420 may include a memory controller for controlling access across multiple memory devices 410 and/or for providing a translation layer between an external host and a memory device 410. For example, there may not be a one-to-one correspondence between the number of contacts 415 and a number of I/O connections to the one or more memory devices 410. Thus, a memory controller could selectively couple an I/O connection (not shown in FIG. 4) of a memory device 410 to receive the appropriate signal at the appropriate I/O connection at the appropriate time or to provide the appropriate signal at the appropriate contact 415 at the appropriate time. Similarly, the communication protocol between a host and the memory module 400 may be different than what is required for access of a memory device 410. A memory controller could then translate the command sequences received from a host into the appropriate command sequences to achieve the desired access to the memory device 410. Such translation may further include changes in signal voltage levels in addition to command sequences.

The additional circuitry 420 may further include functionality unrelated to control of a memory device 410. The additional circuitry 420 may include circuitry to restrict read or write access to the memory module 400, such as password protection, biometrics or the like. The additional circuitry 420 may include circuitry to indicate a status of the memory module 400. For example, the additional circuitry 420 may include functionality to determine whether power is being supplied to the memory module 400 and whether the memory module 400 is currently being accessed, and to display an indication of its status, such as a solid light while powered and a flashing light while being accessed. The additional circuitry 420 may further include passive devices, such as decoupling capacitors to help regulate power requirements within the memory module 400.

Conclusion

In summary, the embodiments discussed herein provide a memory system with the ability to transfer data more quickly between a non-volatile memory and a memory controller. The RE* strobe is fed back from the memory device to the controller to provide the controller with a more accurate timing of when the data is valid on a byte basis.

Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement that is calculated to achieve the same purpose may be substituted for the specific embodiments shown. Many adaptations of the invention will be apparent to those of ordinary skill in the art. Accordingly, this application is intended to cover any adaptations or variations of the invention. It is intended that this invention be limited only by the following claims and equivalents thereof. 

1. A controller comprising: control circuitry configured to: generate a read enable signal, wherein the read enable signal is fed back to the controller by a memory device; and read data from the memory device responsive to the fed back read enable signal.
 2. The controller of claim 1, wherein the read enable signal is a read enable strobe signal.
 3. The controller of claim 2, wherein the read enable strobe signal is active low.
 4. The controller of claim 2, wherein the read enable strobe signal is configured to provide an indication to the control circuitry as to when data from the memory device is valid.
 5. A memory device comprising: memory circuitry configured to: receive a read enable signal generated by a controller; and feed the read enable signal back to the controller.
 6. The memory device of claim 5, wherein the memory device is configured to fed the read enable signal back to the controller through the memory device.
 7. The memory device of claim 5, wherein the memory device and controller are coupled over a data bus.
 8. The memory device of claim 7, wherein the controller is configured to read data from the data bus responsive to the read enable signal.
 9. The memory device of claim 8, wherein the controller is configured to read data from the data bus on a per byte basis.
 10. A method for reading data in a memory system, the method comprising: generating a read enable signal, wherein the read enable signal is fed back to the controller through a memory device; and reading data from the memory device responsive to the fed back read enable signal.
 11. The method of claim 10, wherein reading data from a memory device comprises reading data from a data bus.
 12. The method of claim 10, further comprising sending a read command to the memory device before generating the read enable signal.
 13. A method for reading data in a memory system, the method comprising: receiving a read enable signal generated by a controller; and feeding the read enable signal back to the controller through a memory device.
 14. The method of claim 13, further comprising driving data onto a data bus responsive to the read enable signal.
 15. The method of claim 13, wherein feeding the read enable signal back to the controller comprises feeding the read enable signal back to the controller substantially simultaneously with receiving the read enable signal.
 16. The method of claim 13, further comprising performing a read operation responsive to receiving the read enable signal.
 17. The method of claim 16, wherein performing the read operation comprises performing the read operation on a data bus between the memory device and the controller.
 18. The method of claim 13, wherein the read enable signal is part of a plurality of control signals between the memory device and the controller.
 19. The method of claim 18, wherein the plurality of control signals are configured for controlling operation of the memory device.
 20. The method of claim 18, wherein the plurality of control signals comprise ALE, CLE, and CE*. 